Your cart is empty.
netX 51
netX 51 High End Network Controller
- Flexible “high end” network controller equipped with Host interface or single chip solution for digital I/Os
- Two communication channels as Real-Time Ethernet equipped with PHY or fieldbus
- Extended communication function support amongst others, PROFINET V2.3 - Dynamic Frame Packing and IO link V1.1
- 672 KB internal RAM for single chip solutions
- Second RISC CPU for time critical I/O tasks
- Additional CAN and MAC controller
- Fast SPI Host interface with read / write Function
CALL FOR PRICE
Image for illustrative purposes only
Description
netX 51 is a member of Hilscher’s family of highly integrated network controllers with a new system architecture optimized for communication and maximum data throughput
Specification
| Host-Interface (SPI) | Slave with integrated Read/Write controller of the DPMs, 125 MHz |
|---|---|
| Computer Core CPU | ARM 966E-S, 100 MIPS, ARMv5TE instruction set with DSP extension, timer, interrupt and DMA controller |
| Internal Memory (RAM) | 672 Kbyte |
| Internal Memory (ROM) | 64 KByte with Bootloader |
| Ethernet Interface / PHY | Integrated, Auto-Negotiation, Auto-Crossover |
| Ethernet Ports | 2 x 10BASE-T/100BASE-TX, Half-/Full-Duplex, IEEE 1588 time stamp |
| Real-Time-Ethernet | EtherCAT with eight FMMUs and eight Sync-Manager, Ethernet/IP, Modbus IDA, Powerlink with integrated Hub, PROFINET RT and IRT with integrated switch, according to PROFINET V2.3,SERCOS-III, Varan |
| Fieldbus Interface | AS-interface, Master only / CANopen, Master and Slave / CC-Link, Slave only /CompoNet, Slave only /DeviceNet, Master and Slave / PROFIBUS, Master and Slave |
| Peripherals (USB / I²C ) | Revision 1.1, 12 MBaud Full-Speed, Host- or Device-Mode / Master and Slave mode, 50 KHz up to 3.4 MHz, 16-bit FIFO, Quantity 2 |
| Host-Interface (DPM) | 8 / 16 / 32-Bit data bus, 64 Kbyte configurable in 8 blocks, emulated via internal RAM |
| Host-Interface (PIO Mode) | Freely programmable inputs and outputs, Quantity 53 |
| Debug-Interface (JTAG) | ARM-Processor and Boundary-Scan |
| Debug-Interface (ETM) | Embedded Trace Macrocell, ETM9 V2 |
| Device layout | 324 pins, 19x19mm, PBGA-Housing |
| Operating Temperature | -40 to +70°C without heatsink / -40 to +85°C with 10°/W heatsink |
| Product | netX 51 Network Controller |
Protocols
| Primary | Secondary |
|---|
Accessories
| Product Name | Brief Description | |
|---|---|---|
| netX 51 Development Kit | netX 51 Development Kit | view details |
Downloads
- netx51
Product Datasheet 10-2022